

650V N-ch Planar MOSFET

(P6) Lead Free Package and Finish

BV_{DSS} R_{DS(ON), Typ.} I_D 650V 1.1Ω 7.0A

General Features

- **RoHS Compliant**
- $R_{DS(ON),typ.}$ =1.1 Ω @ V_{GS} =10V
- Low Gate Charge Minimize Switching Loss
- Fast Recovery Body Diode


Applications

- Adaptor
- Charger
- SMPS Standby Power

Ordering Information

Part Number	Package	Brand							
PSA07N65	TO-220F	Z							





Package No to Scale

Absolute Maximum Ratings

T_C=25 ℃ unless otherwise specified

Symbol	Parameter	Value	Unit
V_{DSS}	Drain-to-Source Voltage	650	\/
V_{GSS}	Gate-to-Source Voltage	±30	V
I _D	Continuous Drain Current	7.0	
I _{DM}	Pulsed Drain Current at V _{GS} =10V	28	- A
E _{AS}	Single Pulse Avalanche Energy	450	mJ
V _{ESD(G-S)}	Gate to Source ESD(HBM-C=100pF,R=1.5K	3000	V
P _D	Power Dissipation	42	W
r _D	Derating Factor above 25℃	0.34	W/°C
T _L T _{PAK}	Maximum Temperature for Soldering Leads at 0.063in (1.6mm) from Case for 10 seconds, Package Body for 10 seconds	300 260	${\mathbb C}$
T _J & T _{STG}	Operating and Storage Temperature Range	-55 to 150	

Caution: Stresses greater than those listed in the "Absolute Maximum Ratings" may cause permanent damage to the device.

Thermal Characteristics

Symbol	Parameter	PSA07N65	Unit
$R_{ heta JC}$	Thermal Resistance, Junction-to-Case	2.98	20.11
R _{θJA}	Thermal Resistance, Junction-to-Ambient	100	℃ /W



Electrical Characteristics

OFF Characteristics

T_J =25℃ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
BV _{DSS}	Drain-to-Source Breakdown Voltage	650			٧	V _{GS} =0V, I _D =250uA
I _{DSS} Drain-to-Source Leakage Current	Drain to Course Leakage Current			V _{DS} =650V, V _{GS} =0V		
			100	uA	V_{DS} =520V, V_{GS} =0V, T_J =125 $^{\circ}$ C	
I _{GSS} Gai	Gate-to-Source Leakage Current			+1.0		V _{GS} ==20V, V _{DS} =0V
				-1.0	uA	V _{GS} =-20V, V _{DS} =0V

ON Characteristics

T_J =25 °C unless otherwise specified

Tr Gridiacteristics				1,	1 - 2 3 C C	inicaa oti ici wiac apconicu
Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
R _{DS(ON)}	Static Drain-to-Source On-Resistance		1.1	1.4	Ω	V _{GS} =10V, I _D =3.5A
$V_{\text{GS(TH)}}$	Gate Threshold Voltage	2.0		4.0	V	V _{DS} =V _{GS} , I _D =250uA
gfs	Forward Transconductance		12		S	VDS=30V,ID=3.5A

Dynamic Characteristics

Essentially independent of operating temperature

J. Lannie G. Landeston G. Lande		Lecentially independent of operating temperature				
Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
C _{iss}	Input Capacitance		1050		pF	V_{GS} =0V, V_{DS} =25V, f=1.0MH _Z
C _{rss}	Reverse Transfer Capacitance		20			
C _{oss}	Output Capacitance		100			
Q _g	Total Gate Charge		25			
Q_{gs}	Gate-to-Source Charge		6		nC	V_{DD} =325V, I_{D} =7A, V_{GS} =0 to 10V
Q_{gd}	Gate-to-Drain (Miller) Charge		10			

Resistive Switching Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
td(ON)	Turn-on Delay Time		12		ns	V_{DD} =325V, I_{D} =7A, V_{GS} =10V Rg=4.7 Ω
t rise	Rise Time		12			
td(OFF)	Turn-Off Delay Time		35			
tfall	Fall Time		15			



Source-Drain Body Diode Characteristics T_J=25 ℃ unless otherwise specified


Symbol	Parameter	Min	Тур.	Max.	Unit	Test Conditions
I _{SD}	Continuous Source Current ^[2]			7.0	۸	Integral pn-diode
I _{SM}	Pulsed Source Current ^[2]			28	Α	in MOSFET
V _{SD}	Diode Forward Voltage			1.5	V	I _S =7A, V _{GS} =0V
trr	Reverse Recovery Time		250		ns	V _G S=0V
Qrr	Reverse Recovery Charge		1400		nC	I==7A, di/dt=100A/µs

Note:

^[1] T_J =+25 $^{\circ}$ C to +150 $^{\circ}$ C [2] Pulse width≤380 μ s; duty cycle≤2%.



Typical Characteristics



t_n, Rectangular Pulse Duration (s)

Figure 2 . Maximum Power Dissipation vs Case Temperature




Figure 4. Typical Output Characteristics




Figure 3. Maximum Continuous Drain Current vs Case Temperature






Figure 5. Typical Drain-to-Source ON Resistance vs Gate Voltage and Drain Current





Typical Characteristics(Cont.)

Figure 6. Maximum Peak Current Capability



I_{AS}, Avalanche Current (A)

Figure 7. Typical Transfer Characteristics




Figure 9. Typical Drain-to-Source ON Resistance vs Drain Current




Figure 8. Unclamped Inductive Switching Capability





Figure 10. Typical Drain-to-Source ON Resistance vs Junction Temperature





Typical Characteristics(Cont.)




Figure 13. Maximum Forward Bias Safe Operating Area




Figure 15. Typical Gate Charge vs Gate-to-Source Voltage




Figure 12. Typical Threshold Voltage vs Junction Temperature




Figure 14. Typical Capacitance vs Drain-to-Source Voltage





Figure 16. Typical Body Diode Transfer Characteristics





Test Circuits and Waveforms




Fig. 1.1 Peak Diode Recovery dv/dt Test Circuit




Fig. 1.2 Peak Diode Recovery dv/dt Waveforms



Test Circuits and Waveforms (Cont.)




Fig. 2.1 Switching Test Circuit




Fig. 2.2 Switching Waveforms




Fig. 3 . 1 Gate Charge Test Circuit




Fig. 3.2 Gate Charge Waveform




Fig. 4.1 Unclamped Inductive Switching Test Circuit




Fig. 4.2 Unclamped Inductive Switching Waveforms



Disclaimers:

Perfect Intelligent Power Semiconductor Co., Ltd (PIP) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information is current and complete. All products are sold subject to PIP's terms and conditions supplied at the time of order acknowledgement.

Perfect Intelligent Power Semiconductor Co., Ltd warrants performance of its hardware products to the specifications at the time of sale, Testing, reliability and quality control are used to the extent PIP deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

Perfect Intelligent Power Semiconductor Co., Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using PIP's components. To minimize risk, customers must provide adequate design and operating safeguards.

Perfect Intelligent Power Semiconductor Co., Ltd does not warrant or convey any license either expressed or implied under its patent rights, nor the rights of others. Reproduction of information in PIP's data sheets or data books is permissible only if reproduction is without modification or alteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. Perfect Intelligent Power Semiconductor Co., Ltd is not responsible or liable for such altered documentation.

Resale of PIP's products with statements different from or beyond the parameters stated by Perfect Intelligent Power Semiconductor Co., Ltd for that product or service voids all express or implied warrantees for the associated PIP's product or service and is unfair and deceptive business practice. Perfect Intelligent Power Semiconductor Co., Ltd is not responsible or liable for any such statements.

Life Support Policy:

Perfect Intelligent Power Semiconductor Co., Ltd's products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Perfect Intelligent Power Semiconductor Co., Ltd.

As used herein:

- 1. Life support devices or systems are devices or systems which:
 - a. are intended for surgical implant into the human body,
 - b. support or sustain life,
 - c. whose failure to perform when properly used in accordance with instructions for used provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.